Ubiso - IP: Portfolio

Our IP Cores are provided as readable or encrypted VHDL or VERILOG source code and are synthesizable across multiple technologies.  They are well documented and accompanied with a complete suite of verification tools, including bit /cycle accurate simulation models in SystemC/C++, firmware and testbenches in RTL.